Volume 14, Issue 2 (2010)
CLR 2010, 14(2): 109-130 |
Back to browse issues page
Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
Habiba S, Zare M. The Conditions to Receive Intellectual Property Law Protection in Layout-designs (Topographies) of Integrated Circuits under Sui Generis System. CLR 2010; 14 (2) :109-130
URL: http://clr.modares.ac.ir/article-20-396-en.html
URL: http://clr.modares.ac.ir/article-20-396-en.html
1-
- Associate Professor, Faculty of Law and Political Sciences, University of Tehran, Tehran, Iran
2- 2- LL.M. in InTellectual property law, University of Tehran, Tehran, Iran
2- 2- LL.M. in InTellectual property law, University of Tehran, Tehran, Iran
Abstract: (10050 Views)
Integrated circuits are the core components of any digital equipment, in the information technology era. Due to heavy money and time investment needed to establish the integrated circuit industry, the ease of copying the layout-designs on a fraction of original expenses, and the disability of existing copyright and industrial property regimes to protect the right holders, the industrial countries adopted a sui generis form of intellectual property right. This article is directed to discuss the conditions that layout-designs of integrated circuits should fulfill to be entitled for the intellectual property protection. Furthermore, the creator duties, which are required by Washington Treaty 1989 and TRIPs Agreement 1994, and some selected national jurisdictions to be eligible to exercise his rights will be studied in details.
Received: 2008/10/11 | Accepted: 2010/02/6 | Published: 2010/06/22
| Rights and permissions | |
 |
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. |